

**TABLE OF CONTENTS**

1.0 TESTABILITY AND DESIGN - AN INTRODUCTION ..... 1

    1.1 What is Testability ..... 1

    1.2 What is Design for Testability (DFT)..... 1

    1.3 Design for Testability Objectives ..... 2

    1.4 Testability Requirements ..... 2

    1.5 Effective Testability Design Considerations ..... 3

    1.6 Benefits of DFT and Testability Analysis ..... 4

    1.7 MIL-STD-2165, "Testability Program for Electronic Systems and  
        Equipment" ..... 5

2.0 TESTABILITY DESIGN AND ANALYSIS TECHNIQUES ..... 7

    2.1 Basic Techniques ..... 7

        2.1.1 Controllability and Observability (C/O) Techniques ..... 8

            2.1.1.1 Sandia Controllability Observability Analysis Program  
                    (SCOAP) ..... 8

                2.1.1.1.1 Definitions..... 9

                2.1.1.1.2 Quantitative Definitions..... 9

                    2.1.1.1.2.1 Primary Inputs and Outputs ..... 9

                    2.1.1.1.2.2 Standard Cells..... 10

                2.1.1.1.3 Implementation of the Algorithm for a Circuit ..... 13

        2.1.2 Heuristic Scoring Technique ..... 15

            2.1.2.1 Design Guide Checklist..... 15

            2.1.2.2 System/Management Factors ..... 25

            2.1.2.3 PCB Testability Evaluation System ..... 27

        2.1.3 Nodal Dependency Technique..... 27

            2.1.3.1 Dependency Modeling ..... 27

            2.1.3.2 Benefits and Capabilities Offered by Dependency Modeling ..... 28

            2.1.3.3 The Basics of Dependency Modeling ..... 29

                2.1.3.3.1 Partitioning the System ..... 29

                2.1.3.3.2 An Example - Building the Model..... 30

                2.1.3.3.3 Using the Model Information..... 32

                2.1.3.3.4 Building the System Model ..... 34

    2.2 Summary ..... 36

3.0 TESTABILITY EVALUATION AND ANALYSIS TOOLS .....	38
3.1 Testability Tools Overview.....	38
3.2 Automated Testability Analysis Tools Description.....	40
3.2.1 C/O Based Tools.....	42
3.2.1.1 Sandia Controllability/Observability Analysis Program (SCOAP) .....	42
3.2.1.1.1 Algorithms and Heuristics .....	43
3.2.1.1.2 Additional Information.....	45
3.2.1.2 Daisy Testability Analyzer .....	46
3.2.1.2.1 DTA Input/Hardware .....	47
3.2.1.2.2 Additional Information.....	50
3.2.1.3 INTELLIGEN.....	50
3.2.1.3.1 Making Faults Visible.....	50
3.2.1.3.2 Additional Information.....	53
3.2.2 Dependency Modeling Based Tools.....	53
3.2.2.1 The System Testability Analysis Tool (STAT) .....	54
3.2.2.1.1 STAT Output Reports.....	55
3.2.2.1.2 Additional Information.....	64
3.2.2.2 Weapon System Testability Analyzer (WSTA).....	66
3.2.2.2.1 Testability Figures of Merit (TFOMs) - Static Analysis .....	67
3.2.2.2.2 Test Strategy Generation.....	68
3.2.2.2.3 Diagnostic Performance Indicators .....	68
3.2.2.2.4 Design for Testability (DFT) Recommendations .....	69
3.2.2.2.5 Additional Information.....	70
3.2.2.3 Intelligent-Computer Aided Troubleshooting (I-CAT).....	70
3.2.2.3.1 The Basic I-CAT System.....	71
3.2.2.3.2 I-CAT as a Testability Analysis Tool.....	72
3.2.2.3.3 Additional Information.....	75
3.2.2.4 System Testability and Maintenance Program (STAMP) .....	75
3.2.2.4.1 STAMP Output Reports.....	76
3.2.2.4.2 Additional Information.....	80
3.2.3 Other Testability Analysis Tools.....	82
3.2.3.1 Computer Aided Fault Isolation and Testability (CAFIT).....	82
3.2.3.1.1 Testability Inhibiting Factors.....	85
3.2.3.1.2 Test Site Location Analysis.....	86
3.2.3.1.3 Signal Coverage Estimation .....	86

3.2.3.1.4	CAFIT Reports.....	86
3.2.3.1.5	Additional Information.....	87
3.2.3.2	Advanced System Testability Evaluation Program (ASTEP).....	88
3.2.3.2.1	Additional Information.....	90
3.2.3.3	APT Computational Environment - Alphatech Program for Testability (ACE-APT).....	91
3.2.3.3.1	Additional Information.....	92
APPENDIX A .....		A-1
1.0	PCB-TESTABILITY EVALUATION SYSTEM .....	A-1
1.1	Use of the PCB Testability Evaluation System .....	A-1
1.2	Compilation of Basic (Positive) Factors .....	A-2
1.2.1	Complication of Negative Factors.....	A-6
1.2.2	Relationship of PCB Rating to Actual Test Difficulty.....	A-8
1.3	PCB Testability Evaluation Scoring System.....	A-8
1.3.1	Basic Factors.....	A-8
1.3.2	Negative Factors.....	A-11
APPENDIX B: REFERENCES.....		B-1
APPENDIX C: RAC PRODUCTS .....		C-1

**LIST OF TABLES**

Table 2-1: Dependency Statements for UUT of Figure 2-8.....	31
---	----

**LIST OF FIGURES**

Figure 2-1: Testability Practices for Flip/Flop Reset Lines.....	18
Figure 2-2: Additional Consideration for Flip/Flop Resets .....	19
Figure 2-3: Testability Practices for Ambiguity Group Resolution .....	20
Figure 2-4: Packaging Solutions to Ambiguity Resolution.....	21
Figure 2-5: Testability Design for Clock Lines & Oscillators.....	22
Figure 2-6: Testability Design for Feedback Loops.....	23
Figure 2-7: Examples of Good and Bad Documentation for Testability .....	24
Figure 2-8: Example of the Basic Dependency Modeling .....	30

Figure 2-9: Data Latch .....	32
Figure 3-1: Testability Analysis Tools & the Developers .....	39
Figure 3-2: Breakdown of Testability Tools & Their System Applicability.....	40
Figure 3-3: Example of DTA Output Values Report.....	48
Figure 3-4: DTA Normal (Top Third)/Auto-Insert (Lower Two-Thirds) Test Reports .....	49
Figure 3-5: Sequence of Daisy Software for DTA.....	50
Figure 3-6: STAT Model Input Screen-Tests and Dependencies.....	54
Figure 3-7: STAT Model Input Screen-Item Information.....	55
Figure 3-8: Diagnostic Flow Table .....	62
Figure 3-9: Suspect Ambiguity Group Reference List .....	63
Figure 3-10: Management Model Report; Topological Dependency Graph.....	65
Figure 3-11: Testability Analysis Using WSTA .....	66
Figure 3-12: Example I-CAT Functional Block Diagram.....	72
Figure 3-13: Example I-CAT Fault Tree & Analysis Report .....	74
Figure 3-14: Example STAMP Subsignature Table .....	78
Figure 3-15: Sample STAMP Fault-Tree Analysis Report.....	80
Figure 3-16: CAFIT System Overview .....	81
Figure 3-17: CAFIT Function Table for A/D and D/A Converters .....	84
Figure 3-18: Example of Logic Reconvergence.....	85
Figure 3-19: Example of Logic Redundancy .....	86
Figure A-1: Node Accessibility Score Sheet .....	A-3
Figure A-2: PCB Testability Evaluation Score Sheet.....	A-4