

TABLE OF CONTENTS

	<u>Page</u>
1.0 INTRODUCTION	1
2.0 PACKAGING TECHNOLOGIES	5
2.1 Hybrid Microcircuits	5
2.1.1 Hybrid Microcircuit Attributes.....	6
2.1.2 Hybrid Design Tools	8
2.1.3 Substrates	8
2.1.4 Substrate Metallization	10
2.1.5 Thin-Film Processing.....	10
2.1.6 Thick-Film Processing	11
2.1.7 Included Components.....	11
2.1.8 Packages	12
2.1.9 Assembly	15
2.1.10 Sealing.....	19
2.2 Multichip Modules (MCMs).....	20
2.2.1 MCM Fabrication	21
2.2.2 Design/Simulation/Verification	21
2.2.3 Substrate Fabrication.....	24
2.2.4 Included Component.....	27
2.2.5 Known-Good-Die (KGD)	27
2.2.6 Test Strategy	29
2.2.7 Design for Test.....	30
2.2.8 Substrate Testing.....	31
2.2.9 Chip Interconnect Technologies	32
2.2.10 Assembly/Packaging.....	35
2.2.11 Technology Qualification.....	35
2.2.11.1 Test Vehicles	37
2.2.11.2 Technical Assessment.....	38
2.2.11.3 Product Evaluation Plan	38
2.2.11.4 Reliability Modeling	39
2.2.11.5 Closed Form Damage Modeling.....	39
2.2.11.6 Finite Element Modeling.....	40
2.2.11.7 Accelerated and Environmental Testing	40
2.2.11.8 Post-Test Physical Analysis and Failure Analysis.....	43
2.2.12 Summary	44
3.0 PART CHARACTERISTICS	45
3.1 Advantages	45
3.1.1 Packaging Density	45
3.1.2 Performance.....	46
3.1.3 Power Handling Capability.....	46
3.1.4 Flexibility.....	46

TABLE OF CONTENTS

	<u>Page</u>
3.2 Disadvantages	47
3.2.1 Known Good Die	47
3.2.2 Single Sourcing.....	47
3.2.3 Schedule/Cost Impact.....	47
3.2.4 Lack of Standards.....	47
4.0 APPLICABLE DOCUMENTATION.....	49
4.1 DoD/Industry Specification Activity	50
5.0 QUALITY AND RELIABILITY ASSURANCE PROCEDURES.....	55
5.1 Testing	55
5.1.1 Sample Testing	57
5.1.2 In-Process Testing.....	57
5.1.3 Screening.....	57
5.2 Process/Technology Validation/Qualification.....	62
5.2.1 Typical Hybrid Audit Problems	65
6.0 DESIGN FOR ROBUST PROCESS AND RELIABILITY ASSESSMENT .	69
6.1 Failure Modes and Mechanisms.....	69
6.2 Reliability Assessment Methodologies.....	74
6.2.1 Empirical Testing	74
6.2.2 Analytical Methods.....	78
6.2.2.1 Reliability Prediction/Lifetime Analysis.....	79
6.2.2.2 Derating.....	95
6.2.2.3 Failure Mode and Effects Analysis (FMEA).....	96
6.2.2.4 Worst Case Circuit Analysis.....	97
6.2.2.5 Fault Tree Analysis	97
6.2.2.6 Finite Element Analysis	98
6.2.2.7 Thermal Analysis.....	98
7.0 CASE HISTORIES.....	101
7.1 Conductive Epoxy Die Attach.....	101
7.2 One-Way-Leakers	103
7.3 Hybrid Microcircuit Misapplication	106
7.4 Summary	107
8.0 DEVICE SELECTION/PROCUREMENT CRITERIA.....	109
9.0 SUMMARY	111
APPENDIX A: LISTING OF MCM VENDORS BY TECHNOLOGY	
APPENDIX B: KNOWN GOOD DIE (KGD) WORKING DOCUMENT	
APPENDIX C: REFERENCES	

LIST OF FIGURES

	<u>Page</u>
Figure 1: Flip Chip Usage by Commodity Area.....	2
Figure 2: Package Attributes	14
Figure 3: Chip-on-Substrate.....	16
Figure 4: MCM Computer-Aided-Design Flow	22
Figure 5: Cofired Ceramic Flow Process.....	25
Figure 6: Cofired Substrate with Buried Conductors and Post-Fired Copper Top Layer Conductor.....	26
Figure 7: Cross-Section View of HDI Module Showing Deeper Recess for Capacitor Chip.....	34
Figure 8: Flow of Work.....	37
Figure 9: Microcircuit Quality Assurance Evolution.....	51
Figure 10: Bond Strength vs. Bonding Temperature	61
Figure 11: Weibull Plot.....	86
Figure 12: Monte Carlo Simulation Results, $\alpha = 1$, $\beta = 4$	90
Figure 13: Flow Diagram for Accumulated Temperature Analysis	99
Figure 14: Typical Silicon Device Attach.....	101
Figure 15: Current/Voltage Characteristics of Epoxy Die Attachment.....	102
Figure 16: Failure Mechanism Evaluation for Lead Indium Die Attachment.....	104
Figure 17: Vapor Phase Soldering Internal Package Temperature above 150°C.....	106

LIST OF TABLES

Table 1: Hybrid and MCM Applications.....	2
Table 2: Hybrid Microcircuit Attributes	9
Table 3: Hybrid Microcircuit Components.....	12
Table 4: Typical Hybrid Microcircuit Assembly Kit	15
Table 5: Multilayer Fabrication Comparison Thick Film vs. High-Temperature Cofired A10.....	25
Table 6: LTCC Features	26
Table 7: Technology Comparison	28
Table 8: Potential Test Methods.....	42
Table 9: Typical MCM-D Environmental Test Matrix.....	42
Table 10: Military Specifications and Standards.....	49
Table 11: Time/Temperature Bake Schedule for Accelerated Testing of Wire Bonds.....	60
Table 12: Uses for Reliability Predictions	81
Table 13: Pros and Cons of Methods	82
Table 14: Cumulative Failure Rate, $\beta = 4$	91
Table 15: Reliability Improvement Potential at Reduced Temperatures	96